

# FBDtoVerilog: A Vendor-Independent Translation from FBDs into Verilog Programs

JunBeom Yoo, Jong-Hoon Lee, Sehun Jeong, Sundeok Cha  
Dependable Software Laboratory  
Konkuk University, Republic of Korea

# Contents

- Introduction
- Background
  - Function Block Diagram
  - PLC open
  - Verilog Programming
- FBDtoVerilog
- Case Study
- Conclusion & Future Work

FBDtoVerilog: A Vendor-Independent Translation from FBDs  
into Verilog Programs


# INTRODUCTION

# Introduction

- Safety critical systems are using FBD(Function Block Diagram) to design software
  - It used PLC(Programmable Logic Controller) programming language in plant automation industry
  - These systems requires rigorous quality demonstration
    - Formal verification techniques
      - E.g.) Model Checking, Equivalence Checking
  
- Formal verification techniques have their own input format
  - E.g.) VIS: Verilog Program, SMV: SMV input or Verilog program
  - Requires translation from FBDs into tool specific input format

# Introduction (Cont'd)

- KNICS project (Korea Nuclear Instrumentation & Control System)
  - Developed a new RPS(Reactor Protection System) for Korean nuclear power plants and implemented its software in FBDs
  - Our former researches: *FBD Verifier*, *PLC Verifier*
    - It used FBD format specific to POSCO ICT, which generated from *pSET*
- If some changes in the format of front-end,
  - It is difficult to keep consistency and correctness of the translator and verification tool



# Introduction (Cont'd)


- CASE tool: *FBDtoVerilog*
  - It translates FBDs into a semantically equivalent Verilog Programs
    - Many verification techniques uses Verilog language
  - It uses standard input front-end format of FBD
    - Standard XML format of FBD (PLCopen)
  
- Case Study of *FBDtoVerilog*
  - Example: FBD of '*th\_X\_Pretrip*' logic in KNICS project
    - Translate from FBD into Verilog program
    - Performed the formal verification techniques

FBDtoVerilog: A Vendor-Independent Translation from FBDs  
into Verilog Programs

# BACKGROUND

# Background – Function Block Diagram

- FBD consists of an arbitrary number of function blocks
  - It visually expresses behavior of system
  - Blocks are wired together and execute sequentially
- Function blocks are defined in IEC 61131-3 standard
  - Defined all function blocks and 10 categories



Function Block Diagram

# Background – PLCopen

- PLCopen is a vendor- and product-independent association
- PLCopen has defined an open interface between all different kinds of software tools
  - TC6 define the XML specification for IEC 61131-3 standard
  - Includes IL, ST, LD, FBD, SFC programming languages and other information
  - We used the XML specification of FBD programming language



# Background – Verilog Programming

- Verilog program language
  - Hardware Description Languages used in Integrated Circuit design
  - Many verification and analysis techniques and tools use Verilog as an input language
  - We defined translation rules from FBD into Verilog

```

1  module GATE_Example(clk, X0, X1, X2, Y0, Y1, Y2, Y3);
2      /* variable declaration */
3      input clk;
4      input X0, X1, X2;      // input variables
5      output Y0, Y1, Y2, Y3; // output variables
6      .....
7      /* assign statements */
8      assign Y0 = ~(X0 & X1 & X2);
9      assign Y1 = ~(X0 | X1 | X2);
10     assign Y2 = X0 ^ X1 ^ X2;
11     assign Y3 = ~(X0 ^ X1 ^ X2);
12
13     always @(posedge clk) begin
        .....

```


A simple example of Verilog program

FBDtoVerilog: A Vendor-Independent Translation from FBDs  
into Verilog Programs

# FBDTOVERILOG

# FBDtoVerilog

- CASE tool: *FBDtoVerilog*
  - Uses standard input format of FBD
    - Standard XML format of FBD (PLCopen)
  - Translate FBDs into a semantically equivalent Verilog Programs



# FBDtoVerilog (Cont'd)

- FBDtoVerilog uses standard XML format of FBD proposed by PLCopen
  - We used XML specification of FBD
  - In addition, we used an *addData* element of the XML specification
    - It stores name of output that every single function block belongs to

```

- <FBD>
+ <inVariable localId="1" height="16" width="32">
- <inVariable localId="2" height="16" width="32">
  <position x="0" y="0" />
- <connectionPointOut>
  <relPosition x="32" y="8" />
  </connectionPointOut>
  <expression>k_X_Pretrip_Setpoint</expression>
</inVariable>
- <block instanceName="GE_INT" localId="3" typeName="GE_INT" executionOrderId="12" height="64" width="80">
  .....
  - <addData>
    - <data name="th_X_Pretrip" handleUnknown="discard">
      <BOOL />
    </data>
  </addData>
</block>

```

*addData element*

Part of FBD(XML) and *addData* element

# FBDtoVerilog (Cont'd)

- *FBDtoVerilog* Translates from FBDs into Verilog programs
  - We defined translation rules from FBDs to Verilog Programs
    - 13 rules for translation
      - 4 rules for Function Block
      - Others for block diagram

Category	Rule Number	Constructs of FBD	Constructs of Verilog
Function block	1	FB = <Name, IP, OP, BD>	<i>function</i> [type of OP] <i>name_of_function</i> ; ... <i>endfunction</i>
	2	$ip_1 \in IP$	<i>input</i> [type of IP] $ip_1$
.....			
Component_FBD	5	Component_FBD = <FBDs, T, I, O>	<i>module</i> <i>name_of_Component_FBD</i> ( <i>list of I</i> , <i>list of O</i> ); ... <i>endmodule</i>
	6	$v_1 \in I$ - Provided $v_1 \in V_{comp\_FBD-O}$	<i>input</i> [ <i>type_of_v1</i> ] $v_1$ ;
.....			


A part of translation rules

FBDtoVerilog: A Vendor-Independent Translation from FBDs  
into Verilog Programs

# CASE STUDY


# Case Study

- Case Study for *FBDtoVerilog*
  - Applied to real case: *'th\_X\_Pretrip'* logic
    - Logic in KNICS project
  - Process of Case Study
    - Translate the FBD *'th\_X\_Pretrip'* into Verilog program
    - Performed the formal verification techniques by using tools



# Case Study (Cont'd)


- 'th\_X\_Pretrip'
  - Logic in KNICS project
    - Consists of 8 function blocks
    - One input, one output and one internal output variables
      - f\_X, th\_X\_Pretrip, th\_Prev\_X\_Pretrip
    - 3 constant variables
      - k\_X\_Pretrip\_Setpoint, k\_X\_Pretrip\_Hys, k\_Trip\_Delay



'th\_X\_Pretrip' logic

# Case Study (Cont'd)

- Translate into Verilog program by *FBDtoVerilog*




# Case Study (Cont'd)

- Translated into Verilog program by *FBDtoVerilog*
  - 98 lines Verilog program
  - It covers 12 translation rules of the 13 rules

```

- <FBD>
+ <inVariable localId="1" height="16" width="32">
- <inVariable localId="2" height="16" width="32">
  <position x="0" y="0" />
- <connectionPointOut>
  <relPosition x="32" y="8" />
</connectionPointOut>
<expression>k_X_Pretrip_Setpoint</expression>
</inVariable>
- <block instanceName="GE_INT" localId="3" typeName="

```




```

1  `define k_X_Pretrip_Setpoint = 30;
2  `define k_Trip_Delay = 5;
3  `define k_X_Pretrip_Hys = 10;
4  module th_X_Pretrip_Processing(clk, f_X, out);
5  // input, output variables
6  input clk;
7  input f_X;
8  output out;
9  // wire variables for functions
10 wire LE_INT_9;
11 wire SEL_11;
12 wire NOT_4;
13 wire GE_INT_3;
14 wire SEL_16;
15 wire SUB_INT_7;
16 // reg variables
17 reg th_prev_X_Pretrip;
18 initial th_prev_X_Pretrip = 1;
19 // wire assign statements
20 assign GE_INT_3 = GE_INT(f_X, 11110);
21 assign NOT_4 = NOT(GE_INT_3);
22 assign SUB_INT_7 = SUB_INT(11110, 1010);
23 assign LE_INT_9 = LE_INT(f_X, SUB_INT_7);
24 assign SEL_11 = SEL(th_prev_X_Pretrip, LE_INT_9,
NOT_4);
25 TOF M1(clk, SEL_11, 101, TOF_13);
26 assign SEL_16 = SEL(TOF_13, 0, 1);
27 always @(posedge clk) begin
28   th_prev_X_Pretrip = out;
29 end

```

# Case Study (Cont'd)

- Performed the formal verification techniques



# Case Study (Cont'd)

- Planned to apply two verification techniques
  - SMV model checking is not performed
    - SMV model checker cannot read the Verilog code which translated by FBDtoVerilog
      - E.g.) Reuse of functions are not allowed
  - VIS equivalence checking
    - Two Verilog programs have same behavior
      - “Sequentially equivalent”
      - Between manually- and automatically-translated code
    - Validation of FBDtoVerilog
      - It shows correctness of *FBDtoVerilog* indirectly



FBDtoVerilog: A Vendor-Independent Translation from FBDs  
into Verilog Programs

# CONCLUSION & FUTURE WORK

# Conclusion & Future Work

- A CASE Tool: FBDtoVerilog
  - It uses standard XML format of FBD as a front-end
  - It translates from FBDs into Verilog programs
  - Case Study: VIS equivalence checking
    - It validates correctness of FBDtoVerilog indirectly
  - Some issues to be improved
    - Translated code requires adaptation(Additional work for verification)
    - Translated code can be optimized
  
- Future Work
  - Implement the improved *FBDtoVerilog*
  - Perform the Case study about other logics in KNICS project
    - Bigger and more complicate cases

# Thank You

# Issues to be improved

## Adaptation

- Requires additional works
  - Variable size set-up

Translated Code	Post-processed Code
<pre>input a; input b;  var = ADD(a, b);  function ADD_INT; input in1; input in2; begin     ADD_INT = (in1 + in2); end endfunction</pre>	<pre>input [0:6] a; input [0:6] b;  var = ADD(a, b)  function [0:6] ADD_INT; input [0:6] in1; input [0:6] in2; begin     ADD_INT = (in1 + in2); end endfunction</pre>

## Optimization

- Code can be optimized
  - Code for Function Blocks

Func	Translated Code	Optimized Code
ADD	<pre>input a; input b;  var = ADD(a, b);  function ADD_INT; input in1; input in2; begin     ADD_INT = (in1 + in2); end endfunction</pre>	<pre>input a; input b;  var = a + b;</pre>

# Translation Rules(1)

- Rules for Function block

<b>Function block</b>	1	$FB = \langle Name, IP, OP, BD \rangle$	<b>function</b> [type_of_OP] name_of_function; ... <b>endfunction</b>
	2	$ip_i \in IP$	<b>input</b> [type_of_OP] $ip_i$ ;
	3	BD (logical or arithmetic)	<b>begin</b> name_of_function = $ip_0 \oplus ip_1 \oplus \dots \oplus ip_n$ ; <b>end</b>
	4	BD (selection) - provided $IP = \{ k, ip_1, ip_2, \dots, ip_n \}$	<b>begin</b> name_of_function = ( $k == 0$ ) ? $ip_0$ : ( $k == 1$ ) ? $ip_1$ : ... ( $k == n$ ) ? $ip_n$ : default; <b>end</b>

# Translation Rules(2)

- Rules for Component FBD

<b>Component_FBD</b>	5	$Component\_FBD = \langle FBs, T, I, O \rangle$	<i>module</i> name_of_Component_FBD ( list_of_I , list_of_O ); ... <i>endmodule</i>
	6	$v_i \in I$ - provided $v_i \in V_{comp\_FBD-I}$	<i>input</i> [type_of_v <sub>i</sub> ] v <sub>i</sub> ;
	7	$v_o \in O$ - provided $v_o \in V_{comp\_FBD-O}$	<i>output</i> [type_of_v <sub>o</sub> ] v <sub>o</sub> ; <i>wire</i> [type_of_v <sub>intermediate</sub> ] v <sub>intermediate</sub> ; ... <i>assign</i> v <sub>o</sub> = assignment_for_v <sub>o</sub> _using_Verilog_function_calls;
	8	$v_o \in O$ - provided $\exists v_i \in I \ \& \ i == o$ - v <sub>i</sub> precedes v <sub>o</sub>	<i>reg</i> [type_of_v <sub>o</sub> ] v <sub>o</sub> ; <i>initial</i> v <sub>o</sub> = initial_value_of_v <sub>o</sub> ; ... <i>always @(posedge clk) begin</i> assignment_for_v <sub>o</sub> ; <i>end</i>
	9	function_block $\in$ FBs	<i>function</i> ... definition_of_function_block <i>endfunction</i>

# Translation Rules(3)

- Rules for System FBD

<b>System_FBD</b>	10	$System\_FBD = \langle FBDs, T, I, O \rangle$	<pre> <b>module</b> name_of_System_FBD ( list_of_I , list_of_O );     ... <b>endmodule</b> </pre>
	11	$v_i \in I$ - provided $v_i \in V_{sys\_FBD-I}$	<pre> <b>input</b> [type_of_v<sub>i</sub>] v<sub>i</sub>; </pre>
	12	$v_o \in O$ - provided $v_o \in V_{sys\_FBD-O}$	<pre> <b>output</b> [type_of_v<sub>o</sub>] v<sub>o</sub>; <b>wire</b> [type_of_v<sub>intermediate</sub>] v<sub>intermediate</sub>;     ... <b>assign</b> v<sub>o</sub> = assignment_for_v<sub>o</sub>_using_Verilog_moudle_instantiations; </pre>
	13	$v_o \in O$ - provided $\exists v_i \in I \ \& \ i == o$ - $v_i$ precedes $v_o$	<pre> <b>reg</b> [type_of_v<sub>o</sub>] v<sub>o</sub>; <b>initial</b> v<sub>o</sub> = initial_value_of_v<sub>o</sub>;     ... <b>always</b> @(posedge clk) <b>begin</b>     assignment_for_v<sub>o</sub>; <b>end</b> </pre>