ISOFIC 2014 2014.08.24~08.28, Jeju



An Integrated Software Development Framework for PLC & FPGA based Digital I&Cs

Junbeom Yoo, Eui-Sub Kim, Dong Ah Lee KONKUK University

and

Jong-Gyun Choi Korea Atomic Energy Research Institute (KAERI)






Model-Based Development for I&C Software

MBD(Model-Based Development)

- : Software development approaches in which abstract models of software systems are created and systematically transformed to concrete implementations
 - Reducing the gap between problem and software implementation domain
 - Using technologies that support systematic transformation of problem-level abstractions to software implementations
 - Using models that describe complex systems at multiple levels of abstraction through automated support for transforming and analyzing models








MBD for I&Cs

Highly recommended to systematically cope with standards and regulations on software safety








The Platform Change of Digital I&Cs from PLC to FPGA

In order to reduce the maintenance cost of PLCs and use more computation power than PLCs


However, it is too risky!

It is not the change of SW development methods, but that of development paradigms. $PLC \rightarrow FPGA = CPU$ -based Software \rightarrow Net-based Hardware






Typical Software Development Process for PLC-based I&Cs







Typical Software Development Process for FPGA




The parallel processes for safety analysis and verification as the PLC have not yet been defined for safe-level I&C Applications!!!

No commercial FPGA implementation for RPS or ESF-CCS, yet.






An Overlap of Two SW Development Processes








The Scope of NuDE 2.0





An Overview of NuDE 2.0


- NUDE (Nuclear Development Environment) 2.0
 - An formal methods-based MBD for Digital I&C software
 - Target platforms: PLC & FPGA
 - Starting from a formal SRS in NuSCR
 - Supporting various V&V methods
 - Model Checking
 - Equivalence Checking
 - Considering safety demonstration of commercial SW synthesis tools
 - From an SRS in NuSCR or SDS in FBD, the PLC and FPGA implementations can be generated simultaneously.







The NuDE Components






DEVELOPMENT PROCESS





NuSCR Editor (NuSRS 2.0)




The NuSCR Elements

- + FOD (Function Overview Diagram)
- + SDT (Structured Decision Table)
- + FSM (Finite State Machine)
- + TTS (Timed Transition System)





NuSCRtoFBD (Ver. 3.0)




FBD Program





FBDtoC (Ver. 1.0)




C Program





FBD Tester (of Prof. Gee in KAIST)

FBD Test Execution



+ Calculation	OT	testing	coverage	

+ Reads an FBD program in an XML file of PLCopen Std.

overage g	, TestCase	Generated T	estCase Data 🔀	Console				
cted project	t name : User	Guide						
est case inf	ormation							
						-		
PV OUT	PTSP	TSP	PTRIP_LOG	TRIP_LOGIC	PTRIP_CNT	TRIP_CNT	ALE	MDL E
-								-
-301	300	-300	true	true	301	303	false	false
-301 29400	300 29400	-300 29400	true false	true false	301 0	303 -2	false false	false false




Output Variables 3

lutput Variable

Test Case Generation



FBD Editor




The FBD Program Editor

- + Programming FBD programs of IEC 61131-1 Std.
- + Reads and stores an XML file of PLCopen Std.





FBDtoVerilog 2.0/2.1






FBD Program

The FBDtoVerilog Mechanical Transformation

- + Transforms FBD programs
- + into behaviorally-equivalent Verilog programs
- + mechanically
- + Used for the FPGA Synthesis



```
DEPENDABLE SOFTWARE
LABORATORY MICROSEMI - Libero
Netlist View
```

input clk; input rst; input [31:0] PV_OUT; output [31:0] TRIP_CNT; reg [31:0] TRIP_CNT; TRIP LOGIC; output TRIP LOGIC; reg output [31:0] TSP; rea [31:0] TSP; parameter TRUE = 1; false = 0; parameter parameter [31:0] MAXCNT = 30; rea [31:0] HYS = 300; GE_INT_2_wire_1_OUT; wire wire AND_BOOL_2_wire_2_OUT; [31:0] SEL_INT_2_wire_3_OUT; wire [31:0] ADD_INT_2_wire_4_OUT; wire wire ADD_INT_2_wire_4_E; GE_INT_2_wire_14_OUT; wire SEL BOOL 2 wire 15 OUT; wire wire [31:0] SEL_INT_2_wire_16_OUT; [31:0] SUB INT 2 wire 17 OUT; wire SUB_INT_2_wire_17_E; wire wire LT_INT_2_wire_27_OUT; GE_INT_2 GE_INT_2_1(rst, clk, PV_OUT, TSP, GE_INT_2_wire_1_OUT); AND BOOL 2 AND BOOL 2 2 (rst, clk, GE_INT 2 wire 1 OUT, ~TRIP LOGIC, AND BOOL 2 wire 2 SEL_INT_2 SEL_INT_2_3 (rst, clk, AND_BOOL_2_wire_2_OUT, 0, ADD_INT_2_wire_4_OUT, SEL_IN ADD_INT_2 ADD_INT_2_4(rst, clk, TRIP_CNT, 1, ADD_INT_2_wire_4_OUT, ADD_INT_2_wire_4_E) GE_INT_2 GE_INT_2_14(rst, clk, TRIP_CNT_CONT, MAXCNT, GE_INT_2_wire_14_OUT); SEL BOOL 2 SEL BOOL 2 15 (rst, clk, GE INT 2 wire 14 OUT, TRIP LOGIC, TRUE, SEL BOOL 2 SEL_INT_2 SEL_INT_2_16(rst, clk, GE_INT_2_wire_14_OUT, TSP, SUB_INT_2_wire_17_OUT, SEI SUB_INT_2 SUB_INT_2_17(rst, clk, TSP, HYS, SUB_INT_2_wire_17_OUT, SUB_INT_2_wire_17_E) LT_INT_2 LT_INT_2_27(rst, clk, PV_OUT, TSP_CONT, LT_INT_2_wire_27_OUT); AND BOOL 2 AND BOOL 2 28 (rst, clk, LT_INT 2 wire 27 OUT, TRIP_LOGIC_CONT, AND BOOL 2 v SEL_INT_2 SEL_INT_2_29(rst, clk, AND_BOOL_2_wire_28_OUT, TSP_CONT, ADD_INT_2_wire_31_C SEL BOOL 2 SEL BOOL 2 30 (rst, clk, AND BOOL 2 wire 28 OUT, TRIP LOGIC CONT, FALSE, SEI ADD_INT_2 ADD_INT_2_31(rst, clk, TSP_CONT, HYS, ADD_INT_2_wire_31_OUT, ADD_INT_2_wire assign TRIP_CNT_CONT = SEL_INT_2_wire_3_OUT; assign TRIP LOGIC CONT = SEL BOOL 2 wire 15 OUT; assign TSP_CONT = SEL_INT_2_wire_16_OUT; always @(posedge rst or posedge clk) begin if(rst) begin TRIP_CNT <= 16'50000000000000000; TRIP_LOGIC <= 1'b0;</pre> TSP <= 26805; end else if (clk) begin TRIP CNT <= SEL INT 2 wire 3 OUT; TRIP_LOGIC <= SEL_BOOL_2_wire_30_OUT;</pre> TSP <= SEL_INT_2_wire_29_OUT;</pre> end


wodule fix_rising (rst, clk, PV_OUT, TRIP_CNT, TRIP_LOGIC, TSP);

end

Verilog Program



FBDtoVHDL



VHDL program






VERIFICATION PROCESS





Quick Checker



The NuSCR Formal SRS



Static Analysis (Rule Checking) on the NuSCR formal SRS

+ Checking for the C&C(Completeness & Consistency) requirements


Type Window Console Window 🔽 Quick Check of Root 🗙	(
Error At Root, Node f_VAR_OVER_PWR_Val_Out_i has no transition.	^
Error At g_BP, Node h_VAR_OVER_PWR_Int_SP has no transition.	=
Error At g_TEST_SEL, Node f_PT_Gen has no transition.	
Error At g_TEST_SEL, Node f_BS01_MT_Query has no transition.	
Error At g TEST SEL, Node f OB MT Query has no transition.	-
	•

A result of Quick Checker





NuSCRtoSMV + SMV






SMV Input Program




FBDtoVerilog 1.0 + VIS & SMV





VIS Equivalence Checking



& the Execution Result

VIS Analyzer

- + To use/execute the VIS efficiently
 - + The VIS has no GUI
- + Display the verification results in various forms

# state	input	File1Output	File2Output	File1State	File2State
0	Initial	Initial	Initial	S1 1 T0	S0 1 T0
1	f_X:61	1	1	S1 1 T1	S1 1 T1
2	f_X:61	1	1	S1 1 T2	S1 1 T2
3	f_X:61	1	1	S1 1 T3	S1 1 T3
4	f_X:61	1	1	S1 1 T4	S1 1 T4
5	f_X:61	1	1	S1 1 T5	S1 1 T5
6	f_X:61	0	0	S0 0 T5	S2 0 T5
7	f_X:52	0	0	S0 0 T0	S2 0 T0
8	f X:52	1	0	Null	Null




Table



- 0 ×

FBDtoVerilog + HW-CBMC



VERIFICATION SUCCESSFUL


D:#DSLAB#CBMC#CBMC namual#example>

+ Not fully automated





EDIFtoBLIF-MV + VIS



DEPENDABLE SOFTWARE LABORATORY

The VerilogtoBLIF-MV Mechanical Transformation

- + For the equivalence checking between Verilog and Netlist
- + For the safety demonstration of FPGA Synthesis tools
- + Transforms a Netlist (in EDIF format) into a program of BLIF-MV format

cell th LO SG1 LEVEL Trip Logic

+ Then performs the VIS Equivalence Checking






SAFETY ANALYSIS PROCESS





NuSCR FTA



+ We need to define the value of an output variable

×

The NuSCR Formal SRS

+ Generates a fault tree + from an NuSCR formal SRS

+ Calculates (minimal) cut-sets

The NuSCRtoFT Mechanical Generation

+ for a specific (important) output variable

Contractions + Contractions D 3/2 Sec 65 (Venuer

+ 12


NuFTA 1.0 View Help 0000



FT (Fault Tree)




FBD FTA



The FBDtoFT Mechnical Generation

- + Generates a fault tree
- + from an FBD program
- + for a specific (important) output variable
- + Calculates (minimal) cut-sets
- + Uses the Temporal Fault Tree semantics
- + Under developing the minimal cut-set optimization



FT (Fault Tree)






SUPPLEMENTARY TOOLS








C Simulator

- + Compiles an inputted C program from FBDtoC translator
- + with GCC compiler into executable file
- + Simulates an executable file from GCC compiler
- + with a inputted Scenarios from Scenario Generator
- + Saves a result of simulation into text file





FBD-C Comparator



C Simulator

😤 Simulation		1
* Massive Simulation *		and the second
Model Input Input File : C1Usersluser/Desktop/Original EXF8DtoC/FiX_FALLING.xml Open)	console Model Input : FD_FALI Selection : FD_FALLIP	Input
POULIst		1 martine
Simulation Model File: [UsersTuser/Destop/Onginal EXFEDITO/FIX_FALLING xm] Open Senarto File: [essuser/Destop/Onginal EXFEDITO/FIX_FALSINGuscnario tal] Simulation] Simulation]		

FBD Simulator



FBD-C Comparator


BD-C Comparator

- + Compares between simulation result from C simulator and FBD simulator
- + If both result are equivalent, it produce the 'True'
- + Otherwise, it produce a counter example with graphical chart





FBD Scenario Generator








FBD Simulator

Type A




Scenario Generator with graphical chart

The Scenario Generator with graphical chart

- + Receives value from user in one cycle
- + Simulates one by one cycle
- + Results in graphical chart \rightarrow It can verify function of an FBD

Туре В



Scenario Generator for massive scenario


The Scenario Generator for massive scenario

- + Receives scenarios from Scenario Generator and FBD
- + Simulates massive scenarios
- + Results in a text file





FBD-Verilog Comparator



FBD-Verilog Comparator

The FBD-Verilog Comparator


- + Compare between simulation results from ModelSim and the FBD simulator
- + If both result are equivalent, it produce the 'True'
- + Otherwise, it produces a counter example with graphical chart





FBD-Verilog-Netlist-JEDEC Comparator

Future Work !!



The Integrated Comparator for (FBD-Verilog-Netlist-JEDEC) synthesis process

- + Receives variable simulation results from FBD, Verilog, Netlist and JEDEC simulations
- + It will provide user more efficient verification environment for developing FPGA software






THE CASE STUDY IN THE PAPER





The Case Study in the Paper

Goal: Validate the correctness of two transformations (FBDtoC and FBDtoVerilog 2.0)








#include "Header_FBD.h"

The FBDtoC Transformation


LABORATORY



C programs generated



The FBDtoVerilog Transformation






Scenario Generator

🖉 Simulatio	on					-		×															
* Scer	nario Gen	erator	*																				
Model input					console																		
		EX/FIX-RISIN	G-TRIP\FIX-RISING-	TRIP.xml Open	Model Input : Fix	RISING	G-TRIP.	xml															
POU List		FIX_RI	ISING		Generation St Generation Of Generation St Generation Of	art																	
Input Variab	le List																						
Scenario	name	type	Initial Value	Rate																			
1	PV_OUT	INT	27800	100																			
1	RNG_E	BOOL	0	0																			
1	MDL_E	BOOL	0	0		Name be	gin																
4	AI_E	BOOL	0	0		Scenari																	
4	OB_INIT_STA		0	0		end																	
	00_1111_01X	DOOL	0	0		Pou beg																	
Cuala		10	20			FIX_RIS end	ING																
Cycle		-				Cycle b																	
Num		1				100	egin																
	ADD		Generati	on		end																	
						Inputs																	
						PV_OUT end	OB_INI	T_STA	AI_E MI	DL_E	RNG_I	E											
				Scene Generat	nion ion	Simulat 27800 27997 27990 28003 28091 28020 28091 28227 28206 28091 27834 27936 27936 27936 27936 2795 28012 28245	ion beg 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000000000000000000000000000000000000000	 28175 28178 28184 28183 28181 27970 27920 27920 28018 28018 28027 27976 28055 28237 				27706 27975 28010 28085 28107 28101 28183 28262 27905 27950 27950 27950 27958 28051 28105 28310		0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	27803 27958 28025 28111 28088 28158 28258 28276 28037 27829 27928 28029 27928 28029 27938 28028 28048 27938 28138 28138 28256			27898 27960 27978 28043 28118 28069 28267 27963 27849 27836 27926 28013 27992 27940 28169 28263 28199	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
	BLE SOFTWARE DRATORY					28280 28367 end	0 0	0	28358	0	0 (0 0	28345 28429	0	0 0	0	28290 28525	0	0 0	28293 28483	0	0	0




Verilog Simulation with ModelSim





FBD & Verilog Comparator




→ The FBDtoVerilog 2.0 transformation worked well!





FBD & C Comparator



 \rightarrow The FBDtoC transformation worked well!





In Summary

NuDE 2.0 can

Provide a systematic MBD-based software development framework for the PLC & FPGA implementations of digital I&Cs, simultaneously

Cope with various standards and regulations in regarding to software safety

Reuse the PLC-based knowledge and experience accumulated for decades

Reduce the risk of the sudden change of SW development paradigm from PLC to FPGA, through starting from the existing FBD programs not HDLs

Be used as a medium of software design diversity to avoid CCF

Consider also the safety demonstration of the commercial SW synthesis tools





THANK YOU

http://dslab.konkuk.ac.kr jbyoo@konkuk.ac.kr



45