

ISET 2015 2015.06.04-06 Deagu

Verification Techniques for COTS Dedication of Commercial FPGA Tools

Junbeom Yoo , Eui-Sub Kim , Sejin Jung Dependable Software Laboratory KONKUK University

2015.06.04





ISET 2015 2015.06.04-06 Deagu

Formal Verification Techniques which can be used for COTS SW Dedication of Commercial FPGA Tools used to Develop Safety-Critical Control Software in Nuclear Power Plants

Junbeom Yoo , Eui-Sub Kim , Sejin Jung Dependable Software Laboratory KONKUK University

2015.06.04





Platform Change from PLC to FPGA

Digital I&C(Instrumentation & Control) in nuclear power plants

PLC(Programmable Logic Controller) has been used to implement I&Cs for decades

- SW development on industrial computers (CPU & OS)

However, increasing maintenance cost and CCF(Common Cause Fault) problem in security

- Request for alternative implementation platforms

FPGA(Field Programmable Gate Array) is an alternative platform of PLC for I&Cs

- Higher computation performance and stronger security
- HW development











FPGA Development Process





FPGA Development Process + Verification





COTS SW Dedication

A process for demonstrating correctness and safety of commercial software (COTS) used directly or indirectly

- Direct COTS SW : Directly used in an application to perform safety functions

- Indirect COTS SW : Directly produces direct SW (not COTS SW)

Two international standards to cope with for digital I&Cs in NPP

Standards	Target	Process	Note				
EPRI-NP5652 (EPRI TR-106439)	Commercial Grade Item (CGI) + Software-based equipments	Method 1 ~ 4	Focusing on Direct CGI Base of Korean Std.				
NUREG/CR-6421	Direct / Indirect COTS software	Processes for each safety category	Containing Indirect CGI				





COTS SW Dedication for FPGA Development

COTS software such as logic synthesis and IDEs are always used to develop FPGA.

- Indirect COTS SW & Category B
- Should take the COTS SW dedication process according to the standards







COMBINATION OF

TWO OR MORE OF THE FOUR

METHODS

(See Subsection 3.5

8

ACCEPTED*

COTS SW Dedication : EPRI NP-5652



- Logic Equivalence Checking(LEC) for specific inputs





Logic Equivalence Checking

Formally verify(prove) that

- for a specific input, the output always shows the same behavior with the input







Applicability of LECs

Applicability depends on the tool combinations

- LEC x Logic Synthesis x IDEs

No applicable LEC for Synopsys Synplify Pro (in Actel Libero IDE)

- In this case, we need to develop a customized LEC

	Logic Synthesis	IDE	Mentor Graphics FormalPro	Cadence Encounter Conformal EC	Synopsys Formality	
	Mentor Graphics Precision RTL	Xilinx ISE	0			
		Actel Libero Soc	0			
ı		Xilinx ISE	0	0		
	Synopsys Synplify Pro	Actel Libero Soc				No LEC available
		Altera Quartus		0		
	Xilinx XST	Xilinx ISE		0	0	
	Synopsys DC Ultra	-			0	





A New Customized LEC : CVEC (A Customized VIS based Equivalence Checking)

A VIS based solution (VIS : Verification Interacting with Synthesis)

It can verify the combination of 'Synopsys Synplify Pro' with 'Actel Libero SoC'

- An open-sourced formal verification tool, VIS
- Translators requires (step1,2) to use the VIS
- Verification performance is up to the VIS





Summary

FPGA is receiving international attention as an alternative platform of digital I&Cs in NPPs.

We should do the COTS SW dedication to demonstrate correctness and safety of commercial software(COTS) used indirectly, such as FPGA logic synthesis and IDEs, according to international standards.

LEC(Logic Equivalence Checking) is strongly suggested as a means of the special test (Method 1).

Our target (Current working set) - the combination of Actel Libero Soc with Synopsys Synplify Pro has no LEC solution applicable.

In this case, we may need to develop a new customized solution.

COTS SW dedication of indirect SW involves an in-depth analysis on the target's functionality and the techniques used to verify the functionality.





THANK YOU



Sejin Jung & Eui-Sub Kim



http://dslab.konkuk.ac.kr jbyoo@konkuk.ac.kr

```
KU KONKUK
module FIX_RISING (clk, rst, pulse, RNG_E, MDL_E, AI_E, OB_INIT_STA, PTSP, TSP,
   input clk;
   input pulse;
   input rst;
   parameter [15:0] PV_OUT = 12000;
   input
           RNG E;
          MDL_E;
   input
   input
         AI_E;
   input
         OB_INIT_STA;
   output [15:0] PTSP;
                               [15:0] PTSP;
                          reg
   output [15:0] TSP;
                                 [15:0] TSP;
                          reg
   output [15:0] TRIP_CNT; reg [15:0] TRIP_CNT;
                            reg [15:0] PTRIP_CNT;
   output [15:0] PTRIP_CNT;
   output TRIP_LOGIC;
                                  TRIP_LOGIC;
                          reg
   output
          PTRIP_LOGIC;
                                  PTRIP LOGIC;
                          reg
   output TRIP;
   output
          PTRIP;
   output P_T;
           clkclkclk;
   output
   parameter [15:0] HYS = 300;
   parameter [15:0] PHYS = 300;
   parameter [15:0] RNG_MIN = 600;
   parameter [15:0] RNG_MAX = 29400;
   parameter [15:0] MAXCNT = 20;
   // local variable 0 is digits, skip defining a parameter
   // local variable 1 is digits, skip defining a parameter
   parameter
               TRUE = 1;
   parameter
               FALSE = 0;
```









}											







