The 5th International Conference on Information Science and Applications ICISA2014 May 6th – 9th, 2014, Ewha Womans University, Seoul, Korea

FBDtoVerilog 2.0 An automatic translation of FBD into Verilog to develop FPGA

Dong-Ah Lee⁺, Eui-sub Kim⁺, Junbeom Yoo⁺, Jang-Soo Lee^{*}, Jong Gyun Choi^{*}

⁺Konkuk University

*Korea Atomic Energy Research Institute, Korea





Outline

1. Introduction

2. Background

- 1. NuDE
- 2. Function Block Diagram
- 3. FBDtoVerilog 2.0
 - 1. Translation of POU
 - 2. Pre-defined library
 - 3. Implementation issues

4. Case study

5. Conclusion and future work

Introduction (1/2)

- The nuclear industry modernizes existing analog I&C systems to digital I&C systems.
 - Software and network are parts of the systems.
 - Example: PLC (Programmable Logic Controller): Real-time controllers in nuclear RPSs (Reactor Protection Systems)
- Digital systems offer higher reliability, better plant performance and additional diagnostic capabilities.
- However, CCFs (Common Cause Failure) and security problems are rising in the field of the digital I&C systems in nuclear power plant. Furthermore, increasing complexity and maintenance cost are being brought up recently.
 - System's diversity is one of solutions to prevent the threats.



Introduction (2/2)

• Using CPU-based controllers and FPGA-based controllers implements diversity.







- Big challenges
 - Software engineers in nuclear domain are not familiar with hardware implementation. Experience, knowledge and practice about developing PLC may be are useless.
 - Safety certification is too costly.
- Proposed methods
 - This paper proposes an automatic translation of FBD, a programming language of PLC software, into behaviorally equivalent Verilog design.



Background (1/2)

- Nuclear Development
 Environment
- A formal methods based process for developing safety– critical software
- We are now extending the environment from PLC-based RPS development to FPGAbased RPS development



Background (2/2)

Function Block Diagram (FBD)

- IEC 61131-3 standard declared 5 programming languages for PLC
 - FBD, ST , LD, IL, SFC
- Sequential interconnections between functions and function blocks
 - Functions: No storable state
 - Function Blocks: Storable state





Translation rules

- FBDtoVerilog 2.0 translates user defined FBD programs by a programmable organization unit (POU)
 - POU: function, function block, and program
 - Hierarchical organization

KU KONKUK UNIVERSITY

• Standard Fs/FBs are pre-translated POUs in the library.







```
module [POUName] (rst, clk, pulse[, INPUT]<sup>+</sup>[, OUTPUT]<sup>+</sup>);
         input clk;
         input rst;
         input pulse;
         INPUTs:[input [BitSize] Name;]*
         OUTPUTs: [output [BitSize] Name;]*
         FEEDBACKs: [output [BitSize] Name; reg [BitSize] Name;]*
         constants:[parameter [BitSize] Name = Value;]*
         Connectors/continuations(CON): [wire [BitSize] Name;]*
11:
         POUs:[ModuleName ModuleName_[localId](rst, clk, pulse,
12:
                  [, INPUT | CON | ModuleWire<sup>1</sup>]<sup>+</sup> [, ModuleWire<sup>2</sup>]<sup>+</sup>);]<sup>+</sup>
13:
         Wiring POUs: [wire [BitSize] ModuleWire<sup>2</sup>;]<sup>+</sup>
14:
15:
16:
         wire to CON|OUTPUT: [assign [CON|OUTPUT] = ModuleWire<sup>3</sup>;]<sup>+</sup>
17:
18:
19:
         always(@posedge rst or posedge clk or posedge pulse)
         begin
20:
21:
              if(rst) begin
                  Output initializations: [OUTPUT <= initialValue;]*</pre>
22:
23:
             end else if (clk) begin
24:
              end
25:
             if (pulse) begin
                  Feedback assignments: [FEEDBACK <= ModuleWire<sup>4</sup>;]<sup>+</sup>
26:
27:
              end
28:
         end
29: endmodule
```





KU KONKUK



DEPENDABLE SOFTWARE LABORATORY





• Line12-14: module calls to implement behaviors

module [POUName] (rst, clk, pulse[, INPUT]⁺[, OUTPUT]⁺); 1: 2: input clk; 3: input rst; input pulse; 4: 5: INPUTs:[input [BitSize] Name;]* 6: OUTPUTs: [output [BitSize] Name;]* 7: FEEDBACKs: [output [BitSize] Name; reg [BitSize] Name;]* 8: constants:[parameter [BitSize] Name = Value;]* 9: Connectors/continuations(CON): [wire [BitSize] Name:]* 10: 11: ^{POUs:}[ModuleName ModuleName_[localId](rst, clk, pulse, 12: [, INPUT|CON|ModuleWire¹]⁺ [, ModuleWire²]⁺);]⁺ 13: Wiring POUS: [wire [BitSize] ModuleWire²;]⁺ 14: 15: 16: wire to CON|OUTPUT:[assign [CON|OUTPUT] = ModuleWire³;]⁺ 17: 18: always(@posedge rst or posedge clk or posedge pulse) 19: begin 20: if(rst) begin 21: Output initializations: [OUTPUT <= initialValue;]*</pre> 22: 23: end else if (clk) begin 24: end 25: if (pulse) begin Feedback assignments: [FEEDBACK <= ModuleWire⁴;]⁺ 26: 27: end 28: end 29: endmodule





• Line17: setting connection between module calls and ports/variables

```
module [POUName] (rst, clk, pulse[, INPUT]<sup>+</sup>[, OUTPUT]<sup>+</sup>);
         input clk;
         input rst;
         input pulse;
         INPUTs:[input [BitSize] Name;]*
         OUTPUTs: [output [BitSize] Name;]*
         FEEDBACKs: [output [BitSize] Name; reg [BitSize] Name;]*
         constants:[parameter [BitSize] Name = Value;]*
         Connectors/continuations(CON): [wire [BitSize] Name;]<sup>+</sup>
11:
12:
         POUs:[ModuleName ModuleName_[localId](rst, clk, pulse,
13:
                   [, INPUT | CON | ModuleWire<sup>1</sup>]<sup>+</sup> [, ModuleWire<sup>2</sup>]<sup>+</sup>);]<sup>+</sup>
         Wiring POUs: [wire [BitSize] ModuleWire<sup>2</sup>;]<sup>+</sup>
14:
15
16:
         Wire to CON|OUTPUT: [assign [CON|OUTPUT] = ModuleWire<sup>3</sup>;]<sup>+</sup>
17:
18:
         always(@posedge rst or posedge clk or posedge pulse)
19:
         begin
20:
21:
              if(rst) begin
                  Output initializations: [OUTPUT <= initialValue;]*</pre>
22:
23:
              end else if (clk) begin
24:
              end
25:
              if (pulse) begin
                   Feedback assignments: [FEEDBACK <= ModuleWire<sup>4</sup>;]<sup>+</sup>
26:
27:
              end
28:
         end
29: endmodule
```





- Line21-22: initiation of variables in the module using rst signals
- Line25-27: modeling cycles of FBD using pulse signals



Verilog library

- IEC 61131–3 Std. defines standard functions and function blocks (Std. Fs/FBs)
- Experts in KAERI have developed Verilog modules for the each Std. Fs/FBs
- Not only Std. Fs/FBs but also voting functions

Fs/FBs	_	IN1 AND_BOOL_2 OUT IN1 VOTE_20f4_BOOL_4 OUT IN2 IN2 IN4 IN1 VOTE_20f4_BOOL_4 OUT
Verilog Modules in Library		<pre>module AND_BOOL_2(reset,clk,A_i,B_i,R_o); input reset; input clk; input A_i; input B_i; output R_o; reg R_o; always @(posedge reset or posedge clk) begin : process_1 if (reset)</pre>



Implementation Issues

- FBDtoVerilog 2.0 is an eclipse plug-in to be integrated into NuDE which is based on eclipse plug-in environment.
- Input: PLCopen TC6 XML version 2.01 scheme (*de facto* standard)
- Independent translator, but embedded into FBDEditor for convenience



DEPENDABLE SOFTWARE LABORATORY



Case study

- Two bistable trip logics in a RPS: FIX RISING TRIP and FIX FALLING TRIP DECISION
- Each logic has 5 inputs, 8 outputs, and 33 functions and function blocks

PTRIP_CNT

PTRIP_CNT_CON

ING

PTRIP_LOGIC

PTSP_CON

The partial logic

Result

PV_OUT

PTSP .

PTRIP CNT CON

MAXCNT

PTSP

PHYS

- 3 modules: BP, FIX_RISING_TRIP, FIX_FALLING_TRIP
- about 300 lines of Verilog code
 except the pre-translated modules in the Library

ADD_INT_2

PTRIP_LOGIC IN0

TRUE

PTSP -

+...

G OUT

AND BOOL 2



input clk: input rst:

module FIX RISING (rst. clk. PV OUT, PHYS. TRIP.CNT, TRIP.LOGIC, TSP., PTRIP.LOGIC, PTSP. PTRIP.CNT)



GE_INT_2

≥i

PTRIP CNT

GE INT 2

≥i

1 .

SUB_INT_2

.

PTRIP LOGIC

Case study

- Synthesis, compile, and P&R (Place and Route) for implementation of FPGA hardware
 - Design software: Libero Soc v11.1
 - Target hardware: ProASIC3 Start Kit
- No errors and one warnings resulted from the implementation

Log						×			
🔳 Messages 🛿 😣 Errors 🔺 Warnings 👔 Info									
There were 0 error(s) and 1 warning(s) in this design.									
Compile report:									
CORE	Used:	1044	Total:	38400	(2.72%)				
IO (W/ clocks)	Used:	90	Total:	147	(61.22%)				
Differential IO	Used:	0	Total:	65	(0.00%)				
GLOBAL (Chip+Quadrant)	Used:	3	Total:	18	(16.67%)				
PLL	Used:	0	Total:	2	(0.00%)				
RAM/FIFO	Used:	0	Total:	60	(0.00%)				
Low Static ICC	Used:	0	Total:	1	(0.00%)				
FlashROM	Used:	0	Total:	1	(0.00%)				
User JTAG	Used:	0	Total:	1	(0.00%)				
						Ŧ			





Netlist view: Level 1 (FIX_RISING) (1)





Netlist view: Level 1 (FIX_RISING) (2)





Conclusion and future work

- FBDtoVerilog 2.0 translate FBD programs into Verilog language designs.
 - Using pre-translated Verilog library
- We identified behavioral equivalence manually.
 - Structural equivalence
 - Simulation of the designs
- Translation in development process needs more rigorous quality.
- We plan to perform V&V activities to demonstrate FBDtoVerilog 2.0's quality in diverse methods.
 - Co-simulation between a FBD program and a Verilog design.
 - Safety/dependability case
 - Etc.



THANK YOU -



