A safety-focused verification using software fault trees

Sungdeok Cha, Junbeom Yoo

1 Korea University, Department of Computer Science and Engineering, Anam-dong Seongbuk-gu, Seoul 136-701, Republic of Korea
2 Konkuk University, Division of Computer Science and Engineering, 1 Hwayang-dong, Gwangjin-gu, Seoul 143-701, Republic of Korea

ARTICLE INFO

Article history:
Received 30 October 2010
Received in revised form
7 January 2011
Accepted 3 February 2011
Available online xxxx

Keywords:
Safety analysis
Software fault tree
Software verification
Combinational equivalence checking

ABSTRACT

When developing safety-critical software such as reactor protection systems (RPS) in nuclear power plants, a demonstration of software trust (e.g., safety) is not only absolutely essential but also usually mandated by government authorities. While automated generation of fault trees has become possible with increased use of formal specifications, industrial use of fault trees has been limited primarily to safety demonstrations that the system is free from behavior captured in the root node. In this paper, we propose to extend the use of automated fault tree for verification purposes. As a fault tree represents an abstract and partial behavioral model of software on credible causes leading to a hazard, it must still satisfy various properties (e.g., fairness, correctness). Verification of a fault tree is useful when developing safety-critical software because (1) it strengthens a safety-focused software development process; (2) it provides an opportunity to detect potentially critical errors early; and (3) it is less likely to experience a state explosion problem. This paper demonstrates how to convert a fault tree into a semantically equivalent logic formula so that they can be subject to formal verification using tools like Verification Interacting with Synthesis (VIS). We evaluated the feasibility of FTA’s applicability as a verification tool on a prototype model of a nuclear power reactor protection system (RPS) software to be deployed in plants under construction in Korea.

1. Introduction

Fault tree analysis (FTA) [1] is the most widely used safety analysis [2] technique when developing safety-critical real-time systems such as RPS (Reactor Protection System) in nuclear power plants. An independent safety demonstration is often mandated by regulatory agencies. FTA is essentially a logical argument, in graphical notation, that the system is free from the root-node failure. It is essentially a partial and abstract model of software behavior with respect to failure modes. Unfortunately, existing techniques still have intrinsic limitations in that fault trees contain only information explicitly captured in the specification or source code and that it rarely serves beyond safety demonstration purposes.

Increased use of formal specification has made mechanical (e.g., automated [3–6] or template-based [7,8]) construction of fault trees possible, and such advances create possibilities of extending the use of fault trees beyond safety demonstrations. In this paper, we propose to extend the use of mechanically constructed fault trees for verification purposes by applying a semantic preserving translation into a propositional logic formula. Contributions include refinement of software fault tree semantics and development of an algorithm to translate a fault tree into Verilog. Because a fault tree must still satisfy various properties (e.g., fairness, correctness, etc.), we use VIS’s combinational equivalence checking [9] to automate verification. Should verification fail, we have detected a logical error in the fault tree. A counterexample provides tips on why properties were not met and how the behavioral model must be fixed.

We argue that fault tree-based verification of safety-critical behavior has the following advantages: (1) it encourages safety-focused development of software throughout life-cycle phases; (2) it provides opportunities to detect potential errors early and identify missing safety requirements; and (3) the state explosion problem is less likely to occur as verification is carried out using a partial (but relevant) behavioral model. In order to demonstrate effectiveness of our idea, we performed a case study using a prototype specification of KNICS [1] RPS BP (Bistable Processor) logic. The same system, to be installed in the nuclear power plants

doi:10.1016/j.future.2011.02.004

0167-739X/$ – see front matter Crown Copyright © 2011 Published by Elsevier B.V. All rights reserved.

Please cite this article in press as: S. Cha, J. Yoo, A safety-focused verification using software fault trees, Future Generation Computer Systems (2011),
doi:10.1016/j.future.2011.02.004
under construction in Korea, was used in other papers [10,11,5] too. Results indicate that fault tree-based verification can detect errors quicker than full-scale formal verifications do and that mechanically generated fault trees serve a useful role in safety verification too. Quantitative results obtained from preliminary FTA-based verification appear quite promising, and a full-scale evaluation using the entire KNICS RPS system is planned. It encompasses refinement of the semantics of software fault trees and mechanical translation into Verilog programs.

The rest of our paper is organized as follows. Section 2 reviews recent advances on software fault tree analysis techniques. Formal verification techniques with emphasis on VIS are also briefly reviewed. In Section 3, to help readers better understand the example, we explain the KNICS nuclear reactor protection system mechanism and describe fault trees constructed for the KNICS RPS system. It must be noted that the KNICS system used in this paper has passed operational “fitness” evaluation from the Korean regulation agency called KINS (Korean Institute of Nuclear Safety) and that the system is to be deployed in 2013. Research on this paper began after completing the KNICS RPS certification process. We also explain key features of NuFTA, a CASE tool being developed by our research group, with the focus on automated fault tree construction and Verilog translation. Section 4 shows how the safety-focused software verification process is applied. Section 5 describes several practical issues that must be addressed to apply the proposed idea to the real-world applications. Finally, Section 6 concludes the paper.

2. Background

2.1. Fault tree analysis techniques

To the best of our knowledge, recent advances on fault tree analysis techniques belong to one of the following categories: dynamic (temporal) analysis, formalization of FTA, compositional analysis, or mechanical fault tree construction.

Dynamic fault tree (DFT) [12] and its Galileo FTA tool [13] use Markov chains to analyze behavior of dynamic system events such as sequential dependencies, functional dependencies, or redundancy. Temporal extensions to fault trees [14], based on a temporal logic called Propositional Linear Temporal Logic (PLTL), include a set of new gates such as UNTIL–PAST, PREV, and WITHIN. Similarly, temporal fault tree (TFT) methodology enables temporal analysis using gates such as TAND gate (i.e., AND,THEN). Other extensions include Priority–AND (PAND) gate [15].

Formalization of fault tree semantics is the necessary step for the mechanical generation of fault trees as well as their formal verification. [16] proposed a formal semantics of fault trees in temporal logic and defined the consistency relation between the system model and fault trees. [17] addressed how software safety requirements may be derived from the fault trees. It uses a system model common to both fault tree analysis and program development, but issues related to the decomposition problem of fault trees remain unaddressed. [18] proposed to use Interval Temporal Logic with continuous semantics as a means of defining fault tree semantics so that the decomposition problem can be better addressed. Similarly, [19] defined formal semantics of dynamic fault trees using Z specification language, but one can neither validate (e.g., via simulation) nor verify the correctness of safety requirements discovered by the fault trees. An executable algebraic specification (e.g., CafeOBJ [20]) can be used as an alternative to Z. Lastly, [21] reported practical experiences on application of fault tree analysis to infinite state systems based on fault tree semantics defined in [22].

Approaches to compositional FTA, essential in applying safety analysis on large and complex systems, include Failure Propagation and Transformation Notation (FPTN) [23] and HIP-HOPS [4]. The former illustrates how component modules describing the local generation and propagation of failures may be composed into larger system modules. The latter extends key concepts introduced in FPTN to include algorithms for synthesis of fault trees and Failure Mode and Effect Analysis (FMEA). A key difference between FPTN and HIP-HOPS is that failures in FPTN may propagate between FPTN modules while failures in HIP-HOPS propagate only via input and output parameters on connections between components. Component Fault Trees (CFTs) [24,25] and State-Event Fault Trees (SEFTs) [26,27] are successors to FPTN and HIP-HOPS techniques. In CFTs, local failure logic of components is defined in a graph of interconnected and modularized fault trees. SEFT enables representation of states in the failure logic, thereby allowing analysis of systems that exhibit dynamic failure behavior.

Mechanical construction of fault trees is the topic most relevant to the ideas described in this paper. Fault trees can be generated from source codes written in various languages (e.g., C, Ada95, or Function Block Diagrams), requirements specification, or design documents. [7,28,29] defined fault tree templates for Ada83 or Ada95 constructs (e.g., if-then-else, procedure call, rendezvous, etc.) so that safety analysis can be guided by the relevant failure semantics of language constructs. [8,30] defined fault tree templates for Function Block Diagrams (FBDs) [31] which is one of the most widely used PLC (Programmable Logic Controller) programming languages. For example, FBD was successfully used in the development of the KNICS RPS system, and [5] proposed how fault trees can be synthesized from a formal requirements specification written in a language named NuSCR [11]. Likewise, [6,32,33] describes how fault trees can be mechanically generated from other formal specifications written in languages such as Statecharts [34] or RSML (Requirements State Machine Language) [35].

Fault tree construction on a design document is addressed in [4] in which fault trees are generated from an architectural diagram similar to a data flow diagram. It treats the internal logic behind each component in a black-box manner and analyzes interactions among software components. [36] extended the idea of fault tree generation to include Matlab–Simulink models. [3] is another approach for generating fault trees from an architecture description language called RIDL (Reliability Imbedded Design Language). An analysis tool named Galileo [37] was implemented, too. RIDL may express the impact of architectural decisions such as redundant modules and components on system reliability.

2.2. Formal methods and VIS

Formal method techniques encompass formal specification languages and formal verification techniques. The former addresses how mathematics or logic could be effectively used to describe software requirements or design without ambiguity, incompleteness or inconsistency. Various flavors (e.g., algebraic, tabular, graphical, logic-based, or automata-based) of formal specification languages have been proposed. Formal specification languages known to have been successfully used in industrial projects include Statechart [34], RSML [35], timed automata - UPPAAL [38], SCR [39], Petri-Nets [40], NuSCR [11], Z [41], process algebra [42] and SDL [43].

Approaches to formal verification generally belong to either deductive reasoning or algorithmic verification. Deductive reasoning [44] is a verification methodology in which human experts use axioms and proof rules to guide the reasoning process. Although modern state-of-the-art theorem provers such as PVS [45] provide features to automate certain degrees of reasoning, the success of the proof mostly depends on the technical expertise of analysts making critical decisions in building proof strategies.
Model checking [46–49] is widely used in industry because it exhaustively searches finite system space to examine if properties are always satisfied. Although the state explosion problem is still a practical obstacle in verifying the behavior of large and complex systems, rapid advances on model checking theories and tools have made it possible to verify many industrial systems. Representative model checking tools include SMV [48], Spin [50], VIS [9], and UPPAAL [38]. Code verification is also an active research topic, and tools such as CBMC [51] or BLAST [52] work directly on C programs.

VIS is the system we use in extending the use of fault trees as a verification aid. It integrates formal verifications, simulation, and synthesis of finite states hardware systems. It uses Verilog as a front end and supports fair CTL (Computational Tree Logic) model checking, language emptiness checking, combinational equivalence checking, sequential equivalence checking, cycle-base simulation and hierarchical synthesis. In the case of sequential equivalence checking, the Verilog program has reg type variables to store information internally. In our earlier work [53], we developed an algorithm to translate FBD into a semantically equivalent Verilog program and proved behavioral equivalence between the successive revisions. When developing safety-critical software, such verification is important because minor modifications or code optimization may result in unexpected failures. We also developed VIS Analyzer [54] to provide a graphical interface so that domain experts may take full advantage of VIS’s powerful features without being overwhelmed by a primitive and text-based interface. Nuclear engineers found the VIS Analyzer interface easy enough to use without having to rely on technical support from formal methods experts.

3. Software fault trees for the KNICS RPS

KNICS RPS is a digital system whose responsibility is to shutdown a nuclear reactor safely in case of emergency. It has been approved for operational fitness evaluation tests in two nuclear power plants being built in Korea. As a safety-critical system, it has four redundant and physically isolated channels to provide defense in depth. The high-level architecture diagram for single channel RPS is shown in (Fig. 1). It consists of two bistable processors (BPs), two coincidence processors (CPs), an automatic test and interface processor (ATIP) and a cabinet operator module (COM). Subsystems are interconnected with different networks.

BP generates a trip signal to the CPs by comparing values of 18 process variables against predefined threshold values. There are four different trip logics built in the system: (1) fixed set-point trip (10 variables); (2) variable set-point trip (3 variables); (3) manual reset trip (3 variables); and (4) digital trip (2 variables). Upon receiving trip signals, CPs execute two-out-of-four voting logic to determine if the trip signal must be sent to the hardware actuators.

All RPS channels are duplicated, and each one has two independent BPs and CPs respectively. ATIP, primarily used to execute for either manual or automated tests initiated by operators, interact with BP or CP in a single channel or multiple channels as a whole through the common bus. COM, located at an operator room and connected to other processors through the common bus, has two parts: (1) a computer-based unit which provides status information regarding the overall RPS equipment, and (2) a hardware unit which performs protection-related controls such as channel bypass and initiation circuit reset.

In the KNICS RPS, BP trip logics and CP voting logics replace traditional relay-based analog systems. They are classified as safety-critical units whose safety assurance demonstration is mandated. In order to fulfill regulatory requirements and enhance software quality, safety analysis was performed thoroughly [55] in addition to verification and validation (V & V) activities [56]. In particular, a formal specification language named NuSCR was used to describe RPS requirements.

The NuSCR language has 4 basic constructs: FOD (Function Overview Diagram), FSM (Finite State Machine), TTS (Timed Transition System) [57] and SDT (Structural Decision Table). The FOD, shown in (Fig. 2(a)) allows hierarchical modeling of arbitrary depth. The proper prefix (e.g., ‘g’ for a group node and ‘f’ for a function node) is used to improve understandability of the specification. We use a partial specification of “manual reset variable set-point rising trip” logic in BP, shown in (Fig. 2), to illustrate our approach. (Fig. 2(b)) illustrates the NuSCR feature to specify real-time requirements using duration constraints embedded in transition conditions. We chose these notations in close consultation with domain experts while carefully balancing tradeoffs between the language’s flexibility in expressiveness and capability to perform automated analysis.

If the system is in the ‘Normal’, the default state, an immediate transition to the ‘Waiting’ occurs when the trigger condition is satisfied. When the condition is augmented with timing constraints, as is the case in transition from the ‘Waiting’ to ‘Trip’ state, the condition must remain true for the specified duration. FSM is the same as TTS, but has no timing constraint. SDT,
organized in a style similar to the AND-OR table, specifies details on what action (e.g., assignment) must take place when. For example, the first column indicates that the \( f_X\text{Valid} \) value becomes 0 when the \( f_X \) value lies in between (including the boundary) the two threshold values. Otherwise, it receives 1 as its value. For detailed description of NuSCR features and formal semantics, please consult [11]. (Fig. 3) shows the NuSCR specification of the KNICS RPS BP. The specification was developed using a NuSCR supporting tool NuSRS.

(Fig. 4) is a fault tree mechanically generated from the above NuSCR specification according to the synthesis procedure described in [5,58]. It illustrates credible causes and dependencies among them as to how the root node event, the \( \text{th}_X\_\text{Trip} \) value becoming zero and thereby shutting down the reactor, may occur.
Two possible causes are (1) unsafe condition may have been newly detected as indicated in the ‘Waiting’ to ‘Trip’ transition, and the detailed causes are shown in the condition nodes 1 and 2; or (2) the system could have already been in the ‘Trip’ state, and the trigger condition to ‘Normal’ state remains unsatisfied (e.g., condition 3).

NuFTA [58] is an assistant tool we continue to enhance as a part of the NuSRS tool-set for a software development framework based on formal methods [53]. It automates mechanical generation of fault trees and generates a propositional logic formula representing the minimal cut-set of the fault tree. NuFTA performs backward analysis starting from the system configuration corresponding to the root node event and continues until it finds all the credible combinations of input variables. The process is computation-intensive, and in general, the process can’t be fully automated in theory. This is especially true when performing backward analysis on time-dependent failure modes.

As a practical alternative and a tool specialized for the nuclear engineering industry, NuFTA constructs a fault tree mechanically for the important safety-critical aspects of RPS design such as shutdown logic (e.g. trip or pre-trip signals). Our experience of using NuFTA on the preliminary KNICS design indicates that NuFTA can mechanically generate fault trees relatively quickly and that the fault tree was of an acceptable quality to safety engineers. We performed experiments using 6 of 18 monitor process variables, but the remains are their variants. Experimental results, shown in Tables 1 and 2, show that NuFTA completed fault tree generation on handling 15 monitor process variables in 18, or 3 out of 4 trip logics, almost instantly. An exception occurred when constructing a fault tree on Var_Over_Pwr logic, and the state explosion problem encountered during the execution of backward analysis is the most likely cause. We plan to enhance the fault tree generation algorithm. It must be stressed that the current NuFTA synthesis algorithm is focused more on correctness of its output and not on optimization of the fault trees.

4. Safety-focused verification using software fault trees

Given a software fault tree which can be mechanically generated from a formal specification, we now explain how one can formally verify it. As introduced earlier, we first translate the fault tree into a propositional logic formula using NuFTA and then into a Verilog program which is an input front-end of the VIS verification system. Properties that the requirements must satisfy are also abstracted from the fault tree analysis and translated into a Verilog program, too. Once two Verilog programs become available, VIS’s combinational equivalence checking determines whether the model of the fault tree satisfies the model of requirements properties. (Fig. 5) describes an overview of the safety-focused verification using software fault trees.

### 4.1. Fault tree to Verilog translation

When translating a fault tree into a Verilog module, variables used in the root node are declared as output variables. Likewise, all the variables appearing in the leaf nodes (events) are declared as input variables. In addition, the Verilog module needs additional input variables to keep track of state configurations. The fault tree shown in (Fig. 4), constructed through two system execution cycles, needs two additional variables, ‘Trip’ and ‘Waiting’, to capture the current and previous system states, respectively. Assignments made to the output variable also depend on the pattern used in the AND/OR logic of the fault tree.

#### 4.1.1. Fault tree to Verilog translation

When performing fault tree analysis on the combination function, use of reg type variable is unnecessary because information on internal states need not be maintained. When safety analysis involves state-dependent information, one must apply sequential equivalence checking instead of combinational equivalence checking. In such a case, VIS model checking would take longer, and state explosion is more likely to occur.

#### 4.2. Safety property to Verilog translation

A fault tree, as a partial model of system behavior with respect to the hazard, must still satisfy ‘fairness’ and ‘correctness’ properties. In the KNICS project, for example, the fairness property requires that a shutdown signal must be immediately generated if any input variable lies outside of the threshold values (e.g., predefined setpoints). The correctness property is useful in detecting potential logical errors in the fault tree. A correctness requirement may specify that “the shutdown signal should be produced if the Trip state”. For the fault tree shown in (Fig. 4), these properties must be shown to hold, and the corresponding logic formulae are shown below:

**Fairness:**

1. (F1) If the value of input variables is out of bounds, the system should fire a shutdown signal immediately (th_X_Trip := 0).

<table>
<thead>
<tr>
<th>Monitor variables</th>
<th>Types of trip logic</th>
<th>Time to trip</th>
<th>Time to pre-trip</th>
</tr>
</thead>
<tbody>
<tr>
<td>LO_SG1_LEVEL</td>
<td>Fixed</td>
<td>0.138</td>
<td>0.109</td>
</tr>
<tr>
<td>VAR_OVER_PWR</td>
<td>Variable</td>
<td>&gt; 10 min</td>
<td>&gt; 10 min</td>
</tr>
<tr>
<td>HE_LOG_POWER</td>
<td>Fixed</td>
<td>0.092</td>
<td>0.142</td>
</tr>
<tr>
<td>LO_PZP_PRESS</td>
<td>Manual reset</td>
<td>0.205</td>
<td>0.197</td>
</tr>
<tr>
<td>SG1_LO_FLOW</td>
<td>Manual reset</td>
<td>0.111</td>
<td>0.108</td>
</tr>
<tr>
<td>HI_LOCAL_POWER</td>
<td>Digital</td>
<td>0.008</td>
<td>0.004</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Range of a variable</th>
<th>Time to trip</th>
<th>Time to pre-trip</th>
</tr>
</thead>
<tbody>
<tr>
<td>0–10</td>
<td>0.096</td>
<td>0.093</td>
</tr>
<tr>
<td>0–100</td>
<td>0.138</td>
<td>0.109</td>
</tr>
<tr>
<td>0–1,000</td>
<td>0.351</td>
<td>0.170</td>
</tr>
<tr>
<td>0–10,000</td>
<td>3.377</td>
<td>0.453</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Condition</th>
<th>Formula</th>
</tr>
</thead>
<tbody>
<tr>
<td>Condition 1</td>
<td>th_X_Trip = 0</td>
</tr>
<tr>
<td>Condition 2</td>
<td>th_X_Trip = Waiting(t - 1) ∧ (f_X_Valid ∨ f_Module_Error ∨ f_Channel_Error)</td>
</tr>
<tr>
<td>Condition 3</td>
<td>th_X_Trip = Waiting(t - 1) ∧ ¬ f_X_Strip ∧ ¬ f_Module_Error ∧ ¬ f_Channel_Error ∧ ¬ (f_X &lt; h_X_Strip - k_Hys)</td>
</tr>
</tbody>
</table>

The Verilog module SFT_Formula, shown in (Fig. 6) is manually translated from the fault tree in (Fig. 4). It has 5 input variables, 1 output variable, and 2 state variables (i.e., ‘Current_State’ and ‘Previous_State’). For convenience sake, we defined that two input variables may be assigned values ranging from 0 to 6 and that three input variables are of the Boolean type. The output variable th_X_Trip is assigned a new value as indicated in the logic formula of the fault tree above. In order to assist readers to better understand the mapping between the fault tree and Verilog program, illustrative comments are included. Unfortunately, propositional logic used in fault tree construction is unable to support all the features (e.g., time constraints expressed in durations) supported by NuSCR specification. As discussed in Section 5 below, we plan to revisit the technical challenge of extending the semantic definition of fault trees so that NuFTA and NuSCR specification languages may become fully compatible. In order to achieve this goal, other logic (e.g., duration calculus) may need to be used instead.

When performing fault tree analysis on the combination function, use of reg type variable is unnecessary because information on internal states need not be maintained. When safety analysis involves state-dependent information, one must apply sequential equivalence checking instead of combinational equivalence checking. In such a case, VIS model checking would take longer, and state explosion is more likely to occur.

| Table 1 | Experiments on computation ability of NuFTA (range of variable k: 0–100, unit = s). |
|---------|---------------------------------|-------------------------------|------------------|
| Monitor variables | Types of trip logic | Time to trip | Time to pre-trip |
| LO_SG1_LEVEL      | Fixed               | 0.138        | 0.109            |
| VAR_OVER_PWR      | Variable            | > 10 min     | > 10 min         |
| HE_LOG_POWER      | Fixed               | 0.092        | 0.142            |
| LO_PZP_PRESS      | Manual reset        | 0.205        | 0.197            |
| SG1_LO_FLOW       | Manual reset        | 0.111        | 0.108            |
| HI_LOCAL_POWER    | Digital             | 0.008        | 0.004            |

| Table 2 | Experiments on scalability of NuFTA (for variable LO_SG1_LEVEL, unit = s). |
|---------|-------------------------------|------------------|
| Range of a variable | Time to trip | Time to pre-trip |
| 0–10    | 0.096            | 0.093            |
| 0–100   | 0.138            | 0.109            |
| 0–1,000 | 0.351            | 0.170            |
| 0–10,000| 3.377            | 0.453            |
2. (F2) Only after all conditions resulting in the 'out of bounds error' cease to be true, it can cancel the shutdown signal.

3. (F3) If the trip condition regarding the operation variable $f_X$ is satisfied, it should fire a shutdown signal immediately.

4. (F4) If the trip condition regarding the operation variable $f_X$ is canceled, it should stop firing the shutdown signal immediately.

**Correctness:**

1. (C1) When the system enters the state 'Normal', no shutdown signal should be fired.

2. (C2) When the system enters the state 'Waiting', no shutdown signal should be fired.

3. (C3) When the system enters the state or remains at the state 'Trip', a shutdown signal should be fired.

**th_X_Trip**

\[
\begin{align*}
\neg (\neg \text{Trip}(t) \land (f_X \text{Valid} \lor f_{\text{Module Error}} \lor f_{\text{Channel Error}})) & \quad \text{(F1)} \\
\lor (\text{Trip}(t) \land (\neg f_X \text{Valid} \land \neg f_{\text{Module Error}} \land \neg f_{\text{Channel Error}})) & \quad \text{(F2)} \\
\lor (\neg (\neg \text{Trip}(t) \land (f_X \geq h_X \text{Setpoint})) & \quad \text{(F3)} \\
\lor (\text{Normal}(t) \land \neg \text{Normal}(t-1)) & \quad \text{(C1)} \\
\lor (\text{Waiting}(t) \land \neg \text{Waiting}(t-1)) & \quad \text{(C2)} \\
\lor (\neg (\text{Trip}(t) \land \text{Trip}(t-1)) \lor \neg (\text{Trip}(t) \land \neg \text{Trip}(t-1))) & \quad \text{(C3)}
\end{align*}
\]

Encoding the safety properties in Verilog, shown in (Fig. 7), is almost identical to the formula. Output variable `th_X_Trip` is assigned with the value 1 or 0, but in cases that no safety properties are concerned, it generates a safe (i.e., 1) in the same way as the SFT Formula. As the safety property specification did not use reg variable, VIS's combinational equivalence checking may be applied.

In the case study, VIS combinational equivalence checking, executed in the Cygwin environment, found that “Networks are combinationally equivalent”. One must enter a series of commands (e.g., `flatten_hierarchy` and `build_partition_mdds`). While line-by-line explanation of the results shown in (Fig. 8) is unnecessary and is clearly outside the scope of the paper, we note the following:

- The counterexample described a scenario which led to different system behavior. Details were sometimes missing (e.g., variables whose values remain unchanged in successive states are not shown) and information display is primitive (e.g., $f_X$ is an integer value but shown in bit vector format), for nuclear safety engineers, it was nearly impossible to accurately understand the root cause of different behaviors although VIS is a very powerful verification.

- Current VIS implementation provides only a command-based interface. Most domain experts (e.g., nuclear engineers) have neither expertise on formal methods to take full advantage nor the patience (or necessary resources) in reassembling missing information to pinpoint the cause of behavioral inequivalence.

**(Fig. 9)** VIS Analyzer (version 3.0), is a tool we developed to provide a more user-friendly interface. Using the GUI, one can choose input files, launch a behavioral equivalence checking task by executing a series of commands in the background, and display
Fig. 5. An overview of safety-focused verification using software fault trees.

```verilog
// typedef enum (Normal, Waiting, Trip) SFT_state;
// SFT_state is corresponding to (0,1,2) of Current_State and Previous_State, for convenience sake.

define k_Hys 10
// define k_Trip_Delay 20

//SFT_Formula
module SFT_Formula(X, f_X_Valid, f_Module_Error, f_Channel_Error, h_X_Setpoint, Current_State, Previous_State, th_X_Trip);

input[0:7] f_X;
input f_X_Valid;
input f_Module_Error;
input f_Channel_Error;
input[0:7] h_X_Setpoint;
input[0:1] Current_State;
input[0:1] Previous_State;

output th_X_Trip;

assign th_X_Trip =
  (Current_State == 2 & Previous_State == 0 && f_X_Valid == 1 && f_Module_Error == 1 && f_Channel_Error == 1) ? 7 : // Condition 1
  (Current_State == 2 & Previous_State == 1 && f_X_Valid == h_X_Setpoint) ? 0 : // Condition 2
  (Current_State == 2 & Previous_State == 2 && f_X_Valid == 0 && f_Module_Error == 0 && f_Channel_Error == 0 && h_X_Setpoint < h_X_Hys) ? 0 : // Condition 3
  (Current_State == 0 & Previous_State == 1) ? 10 : // Condition 1
  (Current_State == 0 & Previous_State == 2) ? 20 : // Condition 2
  0;

endmodule
```

Fig. 6. A Verilog program translated from the fault tree in (Fig. 4) (SFT_Formula.v).
Fig. 7. A Verilog program translated from safety properties (Property_Formula.v).

```verilog
.module Property_Formula
  input f_X_Valid, f_Module_Error, f_Channel_Error, h_X_Setpoint, Current_State, Previous_State, th_X_Trip;
  output th_X_Trip;
  assign th_X_Trip =
    // Fairness
    ((f_X_Valid == 1 && f_Module_Error == 1 && f_Channel_Error == 1) && &Current_State == 2) ||
    ((f_X_Setpoint == 1 && &Current_State == 2) && &Current_State == 2) ||
    ((f_X < h_X_Setpoint) && &Current_State == 2) ||
    ((f_X < h_X_Setpoint - k_Hys) && &Current_State == 2);
endmodule
```

Fig. 8. A verification process of combinational equivalence checking using VIS.

A counterexample in tabular notation using integer values. It can also visualize the result in a flowchart-like manner to help domain experts better understand the result. Such a feature is especially useful when analyzing the results of sequential equivalence checking and model checking. Results are often too complicated and long to understand. Every time we execute the combinational equivalence checking, VIS presents different counterexamples if possible.

4.3. Analysis of verification results

The counterexample presented in (Fig. 8) helped engineers and verification experts to accurately understand the cause of the difference between the two models. In the requirements specification depicted in (Fig. 2), the counterexample is interpreted as follows: “In ‘Waiting’ state, three input errors occur (f_X_Valid = 1, f_Channel_Error = 1, f_Module_Error = 1) and the condition ‘f_X < h_X_Setpoint’ is satisfied at the same time, then the difference occurs”. We analyzed the NuSCR specification for the th_X_Trip described in (Fig. 2(b)). In state ‘Waiting’, any one of the three errors makes it transit to the state ‘Trip’ and fire the shutdown signal (th_X_Trip = 0). If, however, the condition ‘f_X < h_X_Setpoint’ is satisfied, then it can also transit to the state ‘Normal’. Consequently, the state ‘Waiting’ had two outgoing transitions, but can be selected nondeterministically. It was a logical error found in the NuSCR specification, since all constructs in NuSCR should be complete and consistent.

Because fault trees are usually generated during a relatively early state of requirements engineering, additional safety requirements are often derived. If one can utilize a fault tree as a verification aid, as we demonstrate in this paper, it is quite likely that
potential semantic errors are detected early prior to the initiation of full-scale verification. Therefore, one can further increase trust in software and reduce the cost necessary for software development.

5. Practical issues

While useful, there are several practical issues to address for this technique to become more useful in industry. They are: (1) understandability of the constructed fault trees; (2) optimization of the logic formula; (3) mechanization of the translation from fault tree logics into Verilog programs; (4) combinational vs. sequential equivalence checking; (5) compositional fault tree analysis; and (6) an evaluation study.

Understandability of the constructed fault trees: When working on a complex system, a fault tree often contains too many nodes (e.g., several hundred nodes or more) for safety engineers to effectively understand. The fault tree synthesis algorithm needs to be enhanced to reduced potential redundancies in the fault trees. To accomplish the objective, we plan to work on defining semantics for safety properties, often available only in natural language format, must also be
translated first into a logic formula and then into a Verilog program in hand. While the first step can’t be automated, we plan to develop a translator for the second step, after refining the semantics of a software fault tree constructed from the NuSCR specification firmly.

**Combinational vs. sequential equivalence checking:** Combinational checking is a quick mathematical comparison between two functions which have no internal states to keep information. Otherwise, we must apply sequential equivalence checking, and it is slower. The current version of NuFTA produces a fault tree and a logic formula, which are corresponding to just one execution cycle of the whole system.

**Compositional fault tree analysis:** Fault trees and logic formulae produced by NuFTA are often too complicated and large to be used as inputs to VIS equivalence checking. While the example used throughout the paper is the fault tree attached to one node \( X \). Trip in the NuSCR specification, it should be used to construct a fault tree for one trip/pretrip signal.

An evaluation study: Results to date on extending the use of fault trees beyond that of safety analysis appear promising. Fault trees can guide an early application of safety-focused model checking. To determine applicability of the idea to real-world applications, we plan to conduct a fuller and more realistic experiment in which larger and more complex examples in RPS design are used. To conduct more industrial case studies, we must first develop a translator from fault trees into Verilog programs.

6. Conclusion

This paper proposed a safety-focused verification technique where a software fault tree mechanically constructed from formal specifications is used as a formal verification tool. This is possible because a fault tree is an abstract model of its software specification or source code, containing information relevant to the root-node event. We first translate the fault tree into a logic formula, and then into a Verilog program which is an input front-end of the VIS verification system. Properties which the system should preserve are also abstracted from aspects of the fault tree constructed and translated into a Verilog program too. It then performs the VIS's combinational equivalence checking to check whether the model of the fault tree satisfies the model of requirements properties.

Combinational equivalence checking is more cost-effective than the whole model checking methods such as sequential equivalence checking and model checking. We used a prototype version of the KNICS RPS in Korean nuclear power plants to demonstrate its effectiveness, and it showed that the proposed technique can detect important safety errors in requirements specification early.

References


Sungdeok Cha is a professor in Korea University’s Computer Science and Engineering Department. His research interests include software safety and computer security. Cha has a Ph.D. in information and computer science from the University of California, Irvine. Contact him at scha@korea.ac.kr.

Junbeom Yoo is an assistant professor in Konkuk University’s Department of Computer Science and Engineering. His research interests include formal methods and safety analysis. Yoo has a Ph.D. in computer science from the Korea Advanced Institute of Science and Technology. Contact him at jbyoo@konkuk.ac.kr.